



19/62

ENTITY FSM IS

PORT(
 ports for entity fsm....
);

ARCHITECTURE FSM OF FSM IS

BEGIN

 ... HDL code for FSM and rest of the entity ...

 fsm_state(0 to 2) <= ... Signal 801 ...

```
8 5 3 { --!! Embedded FSM : examplefsm;  
8 5 9 { --!! clock      : (fsm_clock);  
8 5 4 { --!! state_vector : (fsm_state(0 to 2));  
8 5 5 { --!! states      : (S0, S1, S2, S3, S4);  
8 5 6 { --!! state_encoding : ('000', '001', '010', '011', '100');  
8 5 7 { --!! arcs        : (S0 => S0, S0 => S1, S0 => S2,  
                          (S1 => S2, S1 => S3, S2 => S2,  
                          (S2 => S3, S3 => S4, S4 => S0);  
8 5 8 { --!! End FSM;
```

} 8 5 2 } 8 6 0

END;

Fig. 8C
Prior Art

20/62




Fig. 9
Prior Art

Fig. 10A Prior Art

1000

TOP:TOP






Fig. 10B





Fig. 10C



Fig. 10D

Prior Art



24/62

--!! Inputs
--!! event_1108_in <= C.[B2.count.event_1108];
--!! event_1124_in <= A.B.[B1.count.event_1124];
--!! End Inputs

1163 } 1165 } 1161
1164 } 1166 } 1162

Fig. 11B

--!! Inputs
--!! event_1108_in <= C.[count.event_1108];
--!! event_1124_in <= B.[count.event_1124];
--!! End Inputs

1171
1172

Fig. 11C


Prior Art

AUS920000651US1
 Gabele, et al.
 Non-Redundant Collection Of Harvest Events
 Within A Batch Simulation Farm Network

25/62

Fig. 12A
 Prior Art

1200



X

ENTITY X IS

ARCHITECTURE example of X IS

```

.
.
.
.
.
... HDL code for X ...

```

1 2 2 3 { --!! [count, countname0, clock] <= Y.P; 1 2 3 2
 --!! Q <= Y. [B1.count.count1] AND A; 1 2 3 4
 --!! [fail, failname0, "fail msg"] <= Q XOR B;
 --!! [harvest, harvestname0, "harvest msg"] <= B AND C;

1 2 3 6

- 1 2 2 0

Fig. 12B
Prior Art

AUS920000651US1
Gabele, et al.
Non-Redundant Collection Of Harvest Events
Within A Batch Simulation Farm Network

27/62





Fig. 13A
Prior Art

28/62



AUS920000651US1
 Gabele, et al.
 Non-Redundant Collection Of Harvest Events
 Within A Batch Simulation Farm Network

29/62

```

ENTITY OVR IS
    PORT(
        R_IN      : IN std_ulogic_vector(0 .. 4);
        .
        .
        .
        ... other ports as required ...
        .
        .
        R_OV      : OUT std_ulogic_vector(0 .. 4);
        RT        : OUT std_ulogic
    );

--!! BEGIN
--!! Design Entity: FOO;

--!! Inputs (0 to 4)
--!! R_IN => {R(0 .. 4)};
--!! :
--!! ... other ports as needed ...
--!! :
--!! End Inputs

--!! Outputs
--!! <R_OVRRIDE> : R_OV(0 .. 4) => R(0 .. 4) [RT];
--!! End Outputs

--!! End

ARCHITECTURE example of OVR IS
    BEGIN
        ... HDL code for entity body section ...
    END;
  
```


Handwritten annotations and groupings:


- 1364: Grouped around the first `IN std_ulogic_vector(0 .. 4);` line.
- 1362: Grouped around the `OUT std_ulogic_vector(0 .. 4);` line.
- 1363: Grouped around the `OUT std_ulogic` line.
- 1360: Grouped around the `--!! R_IN => {R(0 .. 4)};` line.
- 1361: Grouped around the `--!! <R_OVRRIDE> : R_OV(0 .. 4) => R(0 .. 4) [RT];` line.
- 1356: Grouped around the output section (lines 13-15).
- 1351: Grouped around the input section (lines 10-12).
- 1358: Grouped around the architecture body section (lines 20-21).
- 1340: A large bracket on the right side grouping the entire entity definition from line 1 to line 21.

Fig. 13C
Prior Art

Prior Art

Fig. 14A
Prior Art





AUS920000651US1
 Gabele, et al.
 Non-Redundant Collection Of Harvest Events
 Within A Batch Simulation Farm Network

33/62

```

ENTITY DET IS
    PORT(
        A      : IN std_ulogic;
        B      : IN std_ulogic_vector(0 to 5);
        C      : IN std_ulogic;
        D      : IN std_ulogic;
        :
        :
        event_x : OUT std_ulogic_vector(0 to 2);
        x_here  : OUT std_ulogic;
    );

    --!! BEGIN
    --!! Design Entity: LM;

    --!! Inputs
    --!! A  => A;
    --!! B  => P.Q.B;
    --!! C  => P.C;
    --!! D  => D;
    --!! End Inputs

    --!! Detections
    --!! <event_x>:event_x(0 to 2) [x_here];
    --!! End Detections

    --!! End;

    ARCHITECTURE example of DET IS
    BEGIN
        ... HDL code ...

    END;
  
```

1491 {

1492 {

1493 {

1494 {

1480 {

Fig. 14C
Prior Art